Generally, my main field of work is combinatorial optimization problems, in particular with applications in the optimization of highly integrated logic chips. I work on geometric problems, including rectangle packing problems, as well as on graph algorithms. Recently, I did some research on the optimization of logic circuits improving the best known results on adder circuits.